

---

# Datasheet for DDR2

*Note: ADTEC Corporation reserves the right to change products and specifications without notice.*

---

# Table of Contents

<b>Contents</b>	<b>Page</b>
Table of Contents	1
1. General Electrical Specifications	2~3
2. Power-up and initialization Sequence	4~5
3. Input Electrical Characteristics and Operating Conditions	6~7
4. Overshoot/Undershoot Specification	8
5. Output Electrical Characteristics and Operating Conditions	9~10
6. Default Output V-I characteristics	11~12
7. AC Operating Specifications and Conditions	13
8. AC Parameters	14~22

# 1. General Electrical Specifications

## 【Absolute Maximum DC Rating】

Symbol	Parameter	Min.	Max.	Units
$V_{DD}$	Supply voltage relative to $V_{SS}$	-0.5	2.3	V
$V_{IN}, V_{OUT}$	Voltage on any pins relative to $V_{SS}$	-0.5	2.3	V
$T_{STG}$	Storage Temperature	-55	+100	°C

## 【DC Operating Condition】

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
$V_{DD}$	Supply voltage	1.7	1.8	1.9	V	1
$V_{REF}$	I/O voltage reference	$0.49 \times V_{DD}$	$0.50 \times V_{DD}$	$0.51 \times V_{DD}$	V	2,3

Note:

1.  $V_{DD}$  and  $V_{DDQ}$  are tied to each other in the module.
2.  $V_{REF}$  is expected to equal  $V_{DDQ}/2$  of the transmitting device and to track variations in the DC level of the same.
3. Peak-to-peak AC noise on  $V_{REF}$  do not exceed  $\pm 2$  percent .

## 【DC Operating Condition for EEPROM】

Parameter	Symbol	Min.	Max.	Units	Notes
Supply Voltage	$V_{DDSPD}$	1.7	5.5	V	1
Input Voltage	$V_{IN}$	0	$V_{DDSPD}$	V	
"H" Input Voltage 1	$V_{IH1}$	$0.7 \times V_{DDSPD}$	-	V	2
"L" Input Voltage 1	$V_{IL1}$	-	$0.3 \times V_{DDSPD}$	V	2
"H" Input Voltage 2	$V_{IH2}$	$0.8 \times V_{DDSPD}$	-	V	3
"L" Input Voltage 2	$V_{IL2}$	-	$0.2 \times V_{DDSPD}$	V	3
"L" Output Voltage 1	$V_{OL1}$	-	0.4	V	4
"L" Output Voltage 2	$V_{OL2}$	-	0.2	V	5
Operating Current	$I_{CC1}$	-	2.0	mA	6
	$I_{CC2}$	-	0.5	mA	7
Standby Current	$I_{SB}$	-	2.0	$\mu A$	8
Input Leakage Current 1	$I_{LI1}$	-1	1	$\mu A$	9
Input Leakage Current 2	$I_{LI2}$	-1	15	$\mu A$	10
Output Leakage Current	$I_{LO3}$	-1	1	$\mu A$	11

Note:

1.  $T_a = -40^\circ C \sim +85^\circ C$
2.  $2.5V \leq V_{DDSPD} \leq 5.5V$
3.  $1.7V \leq V_{DDSPD} < 2.5V$
4.  $I_{OL} = 3.0mA, 2.5V \leq V_{DDSPD} \leq 5.5V(SDA)$
5.  $I_{OL} = 0.7mA, 1.7V \leq V_{DDSPD} < 2.5V(SDA)$
6.  $V_{DDSPD} = 5.5V, f_{SCL} = 400KHz, t_{WR} = 5ms$ , Byte Write, Page Write
7.  $V_{DDSPD} = 5.5V, f_{SCL} = 400KHz, t_{WR} = 5ms$ , Random Read, Current Read, Sequential Read
8.  $V_{DDSPD} = 5.5V, SDA, SCL = V_{DDSPD}, A0, A1, A2 = GND, WP = GND$
9.  $V_{IN} = 0V \sim V_{DDSPD} (A0, A1, A2, SCL)$
10.  $V_{IN} = 0V \sim V_{DDSPD} (WP)$
11.  $V_{OUT} = 0V \sim V_{DDSPD} (SDA)$

## 【Serial Interface Timing for EEPROM】

Parameter	Symbol	Fast Mode		Standard Mode		Units
		Min	Max	Min	Max	
Clock Frequency	f <sub>SCL</sub>	-	400	-	100	μs
Clock High Period	t <sub>HIGH</sub>	0.6	-	4.0	-	μs
Clock Low Period	t <sub>LOW</sub>	1.2	-	4.7	-	μs
SDA Rise Time	t <sub>R</sub>	-	0.3	-	1	μs
SDA Fall Time	t <sub>F</sub>	-	0.3	-	0.3	μs
Start Condition Setup Time	t <sub>SU:STA</sub>	0.6	-	4.7	-	μs
Start Condition Hold Time	t <sub>HD:STA</sub>	0.6	-	4.0	-	μs
Input Data Setup time	t <sub>SU:DAT</sub>	50	-	50	-	ns
Input Data Hold time	t <sub>HD:DAT</sub>	0	-	0	-	ns
Output Data Delay time	t <sub>PD</sub>	0.1	0.9	0.2	3.5	μs
Output Data Hold time	t <sub>DH</sub>	0.1	-	0.2	-	μs
Stop Condition Setup Time	t <sub>SU:STO</sub>	0.6	-	4.7	-	μs
Bus Idle	t <sub>B:FREE</sub>	1.2	-	4.7	-	μs
Write Cycle Time	t <sub>WR</sub>	-	5	-	5	ms
Noise Spike Width (SDA & SCL)	t <sub>I</sub>	-	0.1	-	0.1	μs
WP Hold Time	t <sub>HD:WP</sub>	0.0	-	0.0	-	ns
WP Setup Times	t <sub>SU:WP</sub>	0.1	-	0.1	-	μs
WP High Period	t <sub>HIGH:WP</sub>	1.0	-	1.0	-	μs

Note: Fast mode and Standard mode differ only in operation frequency. Operations performed at 100kHz are considered in "Standard-mode", while those conducted at 400kHz are in "Fast-mode".

Please note that these clock frequencies are maximum values. At lower power supply voltage it is difficult to operate at high speeds.

The EEPROM can operate at 400kHz, between 2.5V and 5.5V, and at 100kHz from 1.7V-5.5V.

## 【ODT DC Electrical Characteristics】

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes
R <sub>TT1(EFF)</sub>	RTT effective impedance value for 75Ω setting EMR (A6, A2) = 0, 1	60	75	90	Ω	1
R <sub>TT2(EFF)</sub>	RTT effective impedance value for 150Ω setting EMR (A6, A2) = 1, 0	120	150	180	Ω	1
R <sub>TT3(EFF)</sub>	RTT effective impedance value for 50Ω setting EMR (A6, A2) = 1, 1	40	50	60	Ω	1
ΔVM	Deviation of VM with respect to V <sub>DD(Q)</sub> /2	-6	-	+6	%	2

Note:

1. R<sub>TT1(EFF)</sub>, R<sub>TT2(EFF)</sub>, and R<sub>TT3(EFF)</sub> are determined by separately applying V<sub>IH(AC)</sub> and V<sub>IL(DC)</sub> to test pin separately, and then measuring current, I(V<sub>IH(AC)</sub>), and I(V<sub>IL(AC)</sub>), respectively.

$$R_{TT} = \frac{V_{IH(AC)} - V_{IL(AC)}}{I(V_{IH(AC)}) - I(V_{IL(AC)})}$$

2. Measure voltage (VM) at tested ball with no load.

$$\Delta VM = \left( \frac{2 \times VM}{V_{DD(Q)}} - 1 \right) \times 100$$


---

## 2. Power-up and initialization Sequence

The following sequence is required for power-up and initialization, as shown in Chart1:

1. While applying power, CKE is maintained to be below  $0.2 \times V_{DD}$  during power ramp to ensure the outputs remain disabled (High-Z) and ODT off ( $R_{TT}$  is also High-Z). The  $V_{DD}$  voltage ramp from 300mV to  $V_{DD}$  Min. must take no longer than 200ms. Once the ramping of the supply voltages is complete, the supply voltage specifications provided in the DC operating conditions (SSTL\_1.8), prevail.
2. During power-up, the following conditions may exist and must be met:
  - The voltage levels on all pins other than  $V_{DD}$  and  $V_{SS}$  must be less than or equal to  $V_{DD}$  on one side, and must be greater than or equal to  $V_{SS}$  on the other side.
  - $V_{DD}$  voltage ramp time must be no greater than 200ms from when  $V_{DD}$  ramps from 300 mV to  $V_{DD}$  Min.
  - $V_{REF}$  tracks  $V_{DD} \times 0.5$ .  $V_{REF}$  must be within +/- 300mV with respect to  $V_{DD}/2$  during supply ramp time.
  - $V_{DD}, V_{DDQ} \geq V_{REF}$  must be met at all times.
3. Start clock and maintain stable condition.
4. For the minimum of 200 us after stable power and clock (CK, CK#), apply NOP or DESELECT commands, then take CKE HIGH. Once CKE transitions to a high level, it must stay HIGH for the duration of the initialization sequence.
5. Wait minimum of 400 ns then issue a PRECHARGE ALL command.
6. Issue an EMRS command to EMR(2). (To issue EMRS command to EMR(2), provide LOW to BA0 and BA2, HIGH to BA1.)
7. Issue an EMRS command to EMR(3). (To issue EMRS command to EMR(3), provide LOW to BA2, HIGH to BA0 and BA1.)
8. Issue EMRS to enable DLL. (To issue DLL Enable command, provide LOW to A0, HIGH to BA0 and LOW to B A1-BA2 and A13-A15. And A9=A8=A7=LOW must be used when issuing this command.)
9. Issue a Mode Register Set command for DLL reset. (To issue DLL Reset command, provide HIGH to A8 and LOW to BA0-BA2, and A13-A15.)
10. Issue a precharge all command.
11. Issue 2 or more auto-refresh commands.
12. Issue a MRS command with LOW to A8 to initialize device operation. (i.e. to program operating parameters without resetting the DLL.)
13. At least 200 clocks after the DLL RESET, execute OCD Calibration (Off Chip Driver impedance adjustment). If OCD calibration is not used, EMRS to EMR(1) to set OCD Calibration Default (A9=A8=A7=HIGH) followed by EMRS to EMR(1) to exit OCD Calibration Mode (A9=A8=A7=LOW) must be issued with other operating parameters of EMR(1).
14. The DDR2 SDRAM is now ready for normal operation.

**< Chart 1: Power-up and initialization Sequence >**



Symbol	Parameter	DDR2-1066		DDR2-800		DDR2-667		DDR2-533		DDR2-400		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{CK}$	Clock Cycle Time	1.875	8	2.5	8	3	8	3.75	8	5	8	ns
$t_{CL}$	CK Low Level Width	0.48	0.52	0.48	0.52	0.48	0.52	0.45	0.55	0.45	0.55	nCK
$t_{IS}$	Address and Control Input Setup Time	Refer to the table of the Timing parameters by speed grade.										
$t_{MRD}$	Mode Register Set command cycle time	2	-	2	-	2	-	2	-	2	-	nCK
$t_{RFC}$ 256Mb	Refresh to Activate / Refresh Interval -256Mb	75	-	75	-	75	-	75	-	75	-	ns
$t_{RFC}$ 512Mb	Refresh to Activate / Refresh Interval -512Mb	105	-	105	-	105	-	105	-	105	-	ns
$t_{RFC}$ 1Gb	Refresh to Activate / Refresh Interval -1Gb	127.5	-	127.5	-	127.5	-	127.5	-	127.5	-	ns
$t_{RFC}$ 2Gb	Refresh to Activate / Refresh Interval -2Gb	195	-	195	-	195	-	195	-	195	-	ns
$t_{RFC}$ 4Gb	Refresh to Activate / Refresh Interval -4Gb	327.5	-	327.5	-	327.5	-	327.5	-	327.5	-	ns
$t_{RPA}$ <1Gb	Precharge All Period	15	-	15	-	15	-	15	-	15	-	ns
$t_{RPA}$ ≥1Gb	Precharge All Period	20	-	18.75	-	18	-	17.5	-	15	-	ns

### 3. Input Electrical Characteristics and Operating Conditions

#### < Input DC Logic Levels >


Symbol	Parameter	Min.	Max.	Units
$V_{IH}(DC)$	Input Logic High	$V_{REF} + 0.125$	$V_{DD} + 0.3$	V
$V_{IL}(DC)$	Input Logic Low	-0.3	$V_{REF} - 0.125$	V

#### < Input AC Logic Levels >

Symbol	Parameter	DDR2-400/533		DDR2-667/800/1066		Units
		Min	Max	Min	Max	
$V_{IH}(AC)$	Input Logic High	$V_{REF} + 0.250$	-	$V_{REF} + 0.200$	-	V
$V_{IL}(AC)$	Input Logic Low	-	$V_{REF} - 0.250$	-	$V_{REF} - 0.200$	V

Note: Refer to the AC overshoot/undershoot specification for the  $V_{IH}(AC)$  Max and  $V_{IL}(AC)$  Min values.

< Figure 1: DDR2 Input Signal Reference >



Note: The values in the above figure from the nominal DDR2-400/533 values ( $V_{DD} = V_{DDQ} = 1.8V$ ).


## < Differential Input Logic Levels >

Symbol	Parameter	Min	Max	Units	Notes
$V_{IN}(DC)$	DC Input Signal Voltage	-300	$V_{DD} + 300$	mV	1,6
$V_{ID}(DC)$	DC Differential Input Voltage	250	$V_{DD}$	mV	2,6
$V_{ID}(AC)$	AC Differential Input Voltage	500	$V_{DD}$	mV	3,6
$V_{IX}(AC)$	AC Differential Cross-point Voltage	$0.5 \times V_{DD} - 175$	$0.5 \times V_{DD} + 175$	mV	4
$V_{MP}(DC)$	Input Midpoint Voltage	850	950	mV	5

Note:

- $V_{IN}(DC)$  specifies the allowable DC execution of each input of differential pair.
- $V_{ID}(DC)$  specifies the input differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input level and  $V_{CP}$  is the complementary input level. The minimum value is equal to  $V_{IH}(DC) - V_{IL}(DC)$ .
- $V_{TR}$  is the true input level and  $V_{CP}$  is the complementary input level. The minimum value is equal to  $V_{IH}(AC) - V_{IL}(AC)$ .
- The typical value of  $V_{IX}(AC)$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device and  $V_{IX}(AC)$  is expected to track variations in  $V_{DD}$ .  $V_{IX}(AC)$  indicates the voltage at which differential input signals must cross.
- $V_{MP}(DC)$  specifies the input differential common mode voltage  $(V_{TR} + V_{CP})/2$  where  $V_{TR}$  is the true input level and  $V_{CP}$  is the complementary input.  $V_{MP}(DC)$  is expected to be approximately  $0.5 \times V_{DD}$ .
- $V_{DD} + 300mV$  allowed, but the maximum value is less than 1.9V is strongly recommended.

< Figure 2: DDR2 Differential Input Signal Reference >



Note: The values in the above left side of figure when  $V_{DD} = V_{DDQ} = 1.8V$ .



## 4. Overshoot/Undershoot Specification

### < DDR2 Over/Undershoot Specification for control and address pins<sup>1</sup> >

Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	DDR2-1066	Units
Maximum peak amplitude allowed for overshoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum peak amplitude allowed for undershoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum overshoot area above $V_{DD}$ (see Figure3)	1.33	1.00	0.80	0.66	0.66	V-ns
Maximum undershoot area below $V_{SS}$ (see Figure4)	1.33	1.00	0.80	0.66	0.66	V-ns

Note:

1. The control and address pins are followings; An, BAn, /CS, /RAS, /CAS, /WE, /CKE, & ODT.


### < DDR2 Over/Undershoot Specification for Clock, Data, Strobe, and Mask pins<sup>1</sup> >

Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	DDR2-1066	Units
Maximum peak amplitude allowed for overshoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum peak amplitude allowed for undershoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum overshoot area above $V_{DD}$ (see Figure3)	0.38	0.28	0.23	0.23	0.23	V-ns
Maximum undershoot area below $V_{SS}$ (see Figure4)	0.38	0.28	0.23	0.23	0.23	V-ns


Note:

1. The control and address pins are followings; DQ, DQS, DM and those complementary signals.

< Figure 3: Overshoot >



< Figure 4: Undershoot >



## 5. Output Electrical Characteristics and Operating Conditions


### < Differential AC Output Logic Levels >

Symbol	Parameter	Min	Max	Units	Notes
$V_{OX(AC)}$	AC Output Crosspoint Voltage	$0.5 \times V_{DD} - 0.125$	$0.5 \times V_{DD} + 0.125$	V	1

Note:

1. The typical value of  $V_{OX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device and  $V_{OX(AC)}$  is expected to track variations in  $V_{DD}$ .  $V_{OX(AC)}$  indicates the voltage at which differential output signals must cross.

< Figure 5: Differential waveform >



### < Output DC current drive >

Symbol	Parameter	Value	Units	Notes
$I_{OH(DC)}$	Output Minimum Source DC Current	-13.4	mA	1,3,4
$I_{OL(DC)}$	Output Minimum Sink DC Current	13.4	mA	2,3,4

Note:

1. For  $I_{OH(DC)}$ ;  $V_{DD(Q)} = 1.7V$ ,  $V_{OUT} = 1,420mV$ .  $(V_{OUT} - V_{DD(Q)})/I_{OH}$  must be less than  $21\Omega$  for values of  $V_{OUT}$  between  $V_{DD(Q)}$  and  $V_{DD(Q)} - 280mV$ .
2. For  $I_{OL(DC)}$ ;  $V_{DD(Q)} = 1.7V$ ,  $V_{OUT} = 280mV$ .  $V_{OUT}/I_{OL}$  must be less than  $21\Omega$  for values of  $V_{OUT}$  between  $0V$  and  $280mV$ .
3. The DC value of  $V_{REF}$  applied to the receiving device is set to  $V_{TT}$ .
4. The values of  $I_{OH(DC)}$  and  $I_{OL(DC)}$  are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure  $V_{IH(MIN)}$  plus a noise margin and  $V_{IL(MAX)}$  minus a noise margin are delivered to an SSTL\_18 receiver. The actual current values are derived by shifting the desired driver operating point along a  $21\Omega$  load line to define a convenient driver current for measurement.

### < DC Output Logic Levels >

Symbol	Parameter	Min.	Max.	Units	Notes
$V_{OH}(DC)$	Output Logic High	$V_{DD} - 0.280$	$V_{DD}$	V	1
$V_{OL}(DC)$	Output Logic Low	$V_{SS}$	$V_{SS} - 0.280$	V	2

Note:

1.  $V_{DD}$  and  $V_{DDQ}$  are tied to each other in the module.
2.  $V_{SS}$  and  $V_{SSQ}$  are tied to each other in the module.


### < OCD Default Characteristics >

Parameter	Min.	Typ.	Max.	Units	Notes
Output Impedance	12.6	18	23.4	$\Omega$	1,2
Output impedance step size for OCD calibration	0	-	1.5	$\Omega$	6
Pull-up and pull-down mismatch	0	-	4	$\Omega$	1,2,3
Output slew rate	1.5	-	5	V/nS	1,4,5

Note:

1. Absolute specifications:  $0^{\circ}C \leq T_C \leq +85^{\circ}C$ ;  $V_{DD(Q)} = 1.8V \pm 0.1V$ .
2. Impedance measurement conditions for output source DC current:  $V_{DD(Q)} = 1.7V$ ;  $V_{OUT} = 1420mV$ ;  $(V_{OUT} - V_{DD(Q)})/I_{OH}$  is less than  $23.4\Omega$  for values of  $V_{OUT}$  between  $V_{DD(Q)}$  and  $(V_{DD(Q)} - 280mV)$ . The impedance measurement condition for output sink DC current:  $V_{DD(Q)} = 1.7V$ ;  $V_{OUT} = 280mV$ ;  $V_{OUT}/I_{OL}$  is less than  $23.4\Omega$  for values of  $V_{OUT}$  between  $0V$  and  $280mV$ .
3. Mismatch is an absolute value between pull-up and pull-down; both are measured at the same temperature and voltage.
4. Output slew rate for falling and rising edges is measured between  $V_{TT} - 250mV$  and  $V_{TT} + 250mV$  for single-ended signals. For differential signals (DQS, /DQS), output slew rate is measured between  $DQS - /DQS = -500mV$  and  $/DQS - DQS = 500mV$ . Output slew rate is guaranteed by design.
5. The absolute value of the slew rate as measured from  $V_{IL}(DC)$  MAX to  $V_{IH}(DC)$  MIN is equal to or greater than the slew rate as measured from  $V_{IL}(AC)$  MAX to  $V_{IH}(AC)$  MIN. This is guaranteed by design and characterization.
6. This represents the step size when the OCD is near  $18\Omega$  at nominal conditions across all process corners/variations and represents only the DRAM uncertainty. A  $0\Omega$  value(no calibration) can only be achieved if the OCD impedance is  $18 \pm 0.75\Omega$  under nominal conditions.

### < Figure 6: Reference point >




## 6. Default Output V-I characteristics

< Full Strength Default Pull-Down Driver Characteristics >

Voltage (V)	Min. (23.4Ω)	Nominal Default Low (18.0Ω)	Nominal Default High (18.0Ω)	Max. (12.6Ω)
0.2	8.5	11.3	11.8	15.9
0.3	12.1	16.5	16.8	23.8
0.4	14.7	21.2	22.1	31.8
0.5	16.4	25.0	27.6	39.7
0.6	17.8	28.3	32.4	47.7
0.7	18.6	30.9	36.9	55.0
0.8	19.0	33.0	40.9	62.3
0.9	19.3	34.5	44.6	69.4
1.0	19.7	35.5	47.7	75.3
1.1	19.9	36.1	50.4	80.5
1.2	20.0	36.6	52.6	84.6
1.3	20.1	36.9	54.2	87.7
1.4	20.2	37.1	55.9	90.8
1.5	20.3	37.4	57.1	92.9
1.6	20.4	37.6	58.4	94.9
1.7	20.6	37.7	59.6	97.0
1.8		37.9	60.9	99.1
1.9				101.1


Figure 7: Full Strength Pull-Down Current



< Full Strength Default Pull-Up Driver Characteristics >

Voltage (V)	Min. (23.4Ω)	Nominal Default Low (18.0Ω)	Nominal Default High (18.0Ω)	Max. (12.6Ω)
0.2	-8.5	-11.1	-11.8	-15.9
0.3	-12.1	-16.0	-17.0	-23.8
0.4	-14.7	-20.3	-22.2	-31.8
0.5	-16.4	-24.0	-27.5	-39.7
0.6	-17.8	-27.2	-32.4	-47.7
0.7	-18.6	-29.8	-36.9	-55.0
0.8	-19.0	-31.9	-40.8	-62.3
0.9	-19.3	-33.4	-44.5	-69.4
1.0	-19.7	-34.6	-47.7	-75.3
1.1	-19.9	-35.5	-50.4	-80.5
1.2	-20.0	-36.2	-52.5	-84.6
1.3	-20.1	-36.8	-54.2	-87.7
1.4	-20.2	-37.2	-55.9	-90.8
1.5	-20.3	-37.7	-57.1	-92.9
1.6	-20.4	-38.0	-58.4	-94.9
1.7	-20.6	-38.4	-59.6	-97.0
1.8		-38.6	-60.8	-99.1
1.9				-101.1

**Figure 8: Full Strength Pull-Up Current**



## 7. AC Operating Specifications and Conditions

< DDR2 Standard Speed Bin Table<sup>1</sup> >

Speed		DDR2-400	DDR2-533	DDR2-667		DDR2-800		DDR2-1066	Units	Notes
CL-nRCD-nRP		3-3-3	4-4-4	4-4-4	5-5-5	5-5-5	6-6-6	7-7-7		
Parameter	Symbol	Min	Min	Min	Min	Min	Min	Min		
ACT to READ or WRITE delay	t <sub>RCD</sub>	15	15	12	15	12.5	15	13.125	ns	3
PRECHARGE period	t <sub>RP</sub>	15	15	12	15	12.5	15	13.125	ns	2,3
ACT to ACT/REF delay	t <sub>RC</sub>	55	60	57	60	57.5	60	58.125	ns	3
ACT to PRECHARGE delay	t <sub>RAS</sub>	40	45	45	45	45	45	45	ns	3,4
Clock cycle time (CL= 3)	t <sub>CK(Avg)</sub>	5.0	5.0	5.0	5.0	5.0	5.0	5.0	ns	5
Clock cycle time (CL= 4)	t <sub>CK(Avg)</sub>	5.0	3.75	3.0	3.75	3.75	3.75	3.75	ns	5
Clock cycle time (CL= 5)	t <sub>CK(Avg)</sub>	N/A		3.0	3.0	2.5	3.0	3.0	ns	5,6
Clock cycle time (CL= 6)	t <sub>CK(Avg)</sub>	N/A					2.5	2.5	ns	5
Clock cycle time (CL= 7)	t <sub>CK(Avg)</sub>	N/A						1.875	ns	5

Note: note 1 applies to the entire table.


1. The speed bin table is based on JEDEC standard (JESD79-2F & 208), Support CL depends on the DRAM Grade.
2. When a single-bank PRECHARGE command is issued, t<sub>RP</sub> timing applies. t<sub>RPA</sub> timing applies when the Precharge (ALL) command is issued, regardless of the number of banks open. For 8-bank devices (≥1Gb), t<sub>RPA</sub> MIN = t<sub>RP</sub> MIN + t<sub>CK(Avg)</sub>.
3. For these parameters, the DDR2 device is characterized and verified to support t<sub>PARAM</sub>(nCK) = RU( t<sub>PARAM</sub> / t<sub>CK(Avg)</sub>), where RU stands for round up), which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support t<sub>RP</sub>(nCK) = RU(t<sub>RP</sub> / t<sub>CK(Avg)</sub>), which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2-667 5-5-5, of which t<sub>RP</sub> = 15ns, the device will support t<sub>RP</sub>(nCK) = RU( t<sub>RP</sub> / t<sub>CK(Avg)</sub> ) = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at T<sub>m</sub> and Active command at T<sub>m</sub>+5 is valid even if (T<sub>m</sub>+5 – T<sub>m</sub>) is less than 15ns due to input clock jitter.
4. All modes support t<sub>RAS</sub> MAX = 70,000ns.
5. All modes except DDR2-1066 support t<sub>CK(Avg)</sub> MAX = 8ns. Only DDR2-1066 supports up to 7.5ns.
6. DDR2-800 CL = 6 supported DRAM (SKHynix DRAM Speed Grade: S6) is not guaranteed to operate under DDR2-800 CL = 5. Its frequency must be set at 333MHz.

## 8.AC Parameters

### < General notes, which may apply for all AC parameters >

1. The following figure represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester.

The output timing reference voltage level for single ended signals is the crosspoint with  $V_{TT}$ . The output timing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. /DQS) signal.



2. Tests for AC timing and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and the operation of the device are warranted for the full voltage range specified. ODT is disabled for all measurements that are not ODT-specific.
3. Slew Rate Measurement Levels
  - a. Output slew rate for falling and rising edges is measured between  $V_{TT} - 250$  mV and  $V_{TT} + 250$  mV for single ended signals. For differential signals (e.g. DQS - /DQS) output slew rate is measured between  $DQS - /DQS = -500$  mV and  $DQS - /DQS = +500$ mV. Output slew rate is guaranteed by design, but is not tested on each device.
  - b. Input slew rate for single ended signals is measured from DC-level to AC-level: from  $V_{REF} - 125$  mV to  $V_{REF} + 250$  mV for rising edges and from  $V_{REF} + 125$  mV and  $V_{REF} - 250$  mV for falling edges.  
For differential signals (e.g. CK - /CK) slew rate for rising edges is measured from  $CK - /CK = -250$  mV to  $CK - /CK = +500$  mV (+250mV to -500 mV for falling edges).
  - c.  $V_{ID}$  is the magnitude of the difference between the input voltage on CK and the input voltage on /CK, or between DQS and /DQS for differential strobe.
4. Output slew rate is characterized under the test conditions as shown in the figure 6.
5. The AC and DC input level specifications are as defined in the SSTL\_18 standard (that is, the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. All voltages referenced to VSS.
7. These parameters guarantee device behavior, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.

## < Timing Parameters by Speed Grade - DDR2-400/533 (1) >

Speed		Parameter	Symbol	DDR2-400		DDR2-533		Units	Notes
				Min	Max	Min	Max		
Clock		Clock cycle time	$t_{CK(Avg)}$	5.0	8.0	3.75	8.0	ns	1,2
		CK HIGH-level width	$t_{CH}$	Min = 0.45 Max = 0.55				nCK	
		CK LOW-level width	$t_{CL}$						
		Half clock period	$t_{HP}$	Min = lesser of $t_{CH}$ Min and $t_{CL}$ Min Max = N/A				nCK	3
Data Strobe- Out		DQS output access time from CK or /CK	$t_{DQSK}$	-500	500	-450	450	ps	
		DQS Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	nCK	4
		DQS Read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	nCK	4
		CK/CK# to DQS Low-Z	$t_{LZ(DQS)}$	Min = $t_{AC}$ Min Max = $t_{AC}$ Max				ps	5,6
Data Strobe-In		DQS rising edge to CK rising edge	$t_{DQSS}$	-0.25	0.25	0.35	0.25	nCK	
		DQS input-high pulse width	$t_{DQSH}$	Min = 0.35 Max = N/A				nCK	
		DQS input-low pulse width	$t_{DQSL}$						
		DQS falling to CK rising: setup time	$t_{DSS}$	Min = 0.2 Max = N/A				nCK	
		DQS falling from CK rising: hold time	$t_{DSH}$						
		DQS write preamble	$t_{WPRE}$	0.35	-	0.35	-	nCK	
		DQS write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	nCK	7
		WRITE command to first DQS transition	-	Min = WL + $t_{DQSS}$ Min Max = WL + $t_{DQSS}$ Max				nCK	
Data-Out		DQ output access time from CK/CK#	$t_{AC}$	-600	600	-500	500	ps	
		DQS-DQ skew, DQS to last DQ valid, per group, per access	$t_{DQSQ}$	-	350	-	300	ps	8
		DQ hold from next DQS strobe	$t_{QHS}$	-	450	-	400	ps	9
		DQ-DQS hold, DQS to first DQ not valid	$t_{QH}$	Min = $t_{HP} \times 1000 - t_{QHS}$ Max = N/A				ps	8
		CK/CK# to DQ, DQS High-Z	$t_{HZ}$	Min = N/A Max = $t_{AC}$ Max				ps	5,10
		CK/CK# to DQ Low-Z	$t_{LZ(DQ)}$	Min = $2 \times t_{AC}$ Min Max = $t_{AC}$ Max				ps	5,11
		Data valid output window	DVW	Min = $t_{QH} - t_{DQSQ}$ Max = N/A				ps	8
Data-In		DQ and DM input setup time(differential strobe)	$t_{DS\_Diff(base)}$	150	-	100	-	ps	1,12,13,15
		DQ and DM input hold time(differential strobe)	$t_{DH\_Diff(base)}$	275	-	225	-	ps	1,12,14,15
		DQ and DM input setup time(single-ended strobe)	$t_{DS(base)}$	25	-	-25	-	ps	1,12,15,16
		DQ and DM input hold time(single-ended strobe)	$t_{DH(base)}$	25	-	-25	-	ps	1,12,15,17
		DQ and DM input pulse width	$t_{DIPW}$	0.35	-	0.35	-	nCK	
Command and Address		Input setup time	$t_{IS}$	350	-	250	-	ps	1,12,19
		Input hold time	$t_{IH}$	475	-	375	-	ps	1,12,19
		Input pulse width	$t_{IPW}$	0.6	-	0.6	-	nCK	
		Activate to Activate delay same bank	$t_{RC}$	55	-	60	-	ns	20,21
		Activate to Read or Write delay	$t_{RCD}$	15	-	15	-	ns	
		Activate to Precharge delay	$t_{RAS}$	40	70,000	45	70,000	ns	22,23
	Precharge period	$t_{RP}$	15	-	15	-	ns	24	



## < Timing Parameters by Speed Grade - DDR2-400/533 (2) >

Speed			DDR2-400		DDR2-533		Units	Notes	
Parameter		Symbol	Min	Max	Min	Max			
Command and Address	Precharge All period	<1Gb	tRPA	15	-	15	-	ns	24
		≥1Gb		20	-	18.75	-		
	Activate to Activate delay different bank	x4, x8	tRRD	7.5	-	7.5	-	ns	25
		x16		10	-	10	-		
	4-bank activate period (≥1Gb)	x4, x8	tFAW	37.5	-	37.5	-	ns	
		x16		50	-	50	-		
	Internal Read to Precharge delay		tRTP	7.5	-	7.5	-	ns	22,25
	/CAS to /CAS delay		tCCD	2	-	2	-	nCK	
	Write recovery time		tWR	15	-	15	-	ns	
	Write Auto-precharge recovery + precharge time		tDAL	Min = tWR Min + tRP Min Max = N/A				nCK	26
Internal Write to Read delay		tWTR	10	-	7.5	-	ns	25	
Mode register set command cycle time		tMRD	2	-	2	-	nCK		
Refresh	Refresh to Activate or to Refresh interval	256Mb	tRFC	75	-	75	-	ns	27
		512Mb		105	-	105	-		
		1Gb		127.5	-	127.5	-		
		2Gb		195	-	195	-		
		4Gb		327.5	-	327.5	-		
	Average periodic refresh (0 °C ≤ T <sub>CASE</sub> ≤ 85°C)		tREFI	7.8	-	7.8	-	ns	27
	Average periodic refresh (85°C < T <sub>CASE</sub> ≤ 95°C)			3.9	-	3.9	-		
Clocks remains ON after CKE asynchronously drops LOW		tDELAY	Min = tIS + tCK + tIH Max = N/A				ns		
Exit Self Refresh to non-Read command		tXSNR	Min = tRFC Min + 10 Max = N/A				ns		
Exit Self Refresh to Read command		tXSRD	200	-	200	-	nCK		
Exit active powerdown to Read command	MR12 = 0 MR12 = 1	tXARD	2	-	2	-	nCK		
			6 - AL	-	6 - AL	-			
Exit Precharge power-down and active power-down to any non-Read command		tXP	2	-	2	-	nCK		
CKE Minimum HIGH/LOW pulse width		tCKE	3	-	3	-	nCK	28	
ODT/ OCD	ODT to powerdown entry latency		tANPD	3	-	3	-	nCK	
	ODT power-down exit latency		tAXPD	8	-	8	-	nCK	
	ODT turn-on delay		tAOND	2	2	2	2	nCK	
	ODT turn-off delay		tAOFD	2.5	2.5	2.5	2.5	nCK	29
	ODT turn-on		tAON	Min = tAC Min Max = tAC Max + 1000				ps	30
	ODT turn-off		tAOF	Min = tAC Min Max = tAC Max + 600				ps	29,31
	ODT turn-on (power-down mode)		tAONPD	Min = tAC Min + 2000 Max = 2000 x tCK + tAC Max + 1000				ps	
	ODT turn-off (power-down mode)		tAOFPD	Min = tAC Min + 2000 Max = 2500 x tCK + tAC Max + 1000				ps	
	OCD drive mode output delay		tOIT	-	12	-	12	ns	

## < Timing Parameters by Speed Grade - DDR2-667/800/1066 (1) >

Speed		DDR2-667		DDR2-800		DDR2-1066		Units	Notes	
		Min	Max	Min	Max	Min	Max			
Parameter	Symbol									
Clock	Clock cycle time	$t_{CK(Avg)}$	3.0	8.0	2.5	8.0	1.875	7.5	ns	1,2,33
	CK HIGH-level width	$t_{CH(Avg)}$	Min = 0.48 Max = 0.52						$t_{CK(Avg)}$	33
	CK LOW-level width	$t_{CL(Avg)}$								
	Half clock period	$t_{HP}$	Min = lesser of $t_{CH(Abs)}$ Min and $t_{CL(Abs)}$ Min Max = N/A						ps	33
	Absolute $t_{CK}$	$t_{CK(Abs)}$	Min = $t_{CK(Avg)}$ Min + $t_{JITper}$ Min Max = $t_{CK(Avg)}$ Max + $t_{JITper}$ Max						ps	33
	Absolute CK HIGH-level width	$t_{CH(Abs)}$	Min = $t_{CK(Avg)}$ Min x $t_{CH(Avg)}$ Min + $t_{JITdty}$ Min Max = $t_{CK(Avg)}$ Max x $t_{CH(Avg)}$ Max + $t_{JITdty}$ Max						ps	33
	Absolute CK LOW-level width	$t_{CL(Abs)}$	Min = $t_{CK(Avg)}$ Min x $t_{CL(Avg)}$ Min + $t_{JITdty}$ Min Max = $t_{CK(Avg)}$ Max x $t_{CL(Avg)}$ Max + $t_{JITdty}$ Max						ps	33
Data Strobe-Out	DQS output access time from CK/CK#	$t_{DQSK}$	-400	400	-350	350	-325	325	ps	32,33
	DQS Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CK(Avg)}$	33,34
	DQS Read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK(Avg)}$	33,35
	CK/CK# to DQS Low-Z	$t_{LZ(DQS)}$	Min = $t_{AC}$ Min Max = $t_{AC}$ Max						$t_{CK(Avg)}$	5,6
Data Strobe-In	DQS rising edge to CK rising edge	$t_{DQSS}$	-0.25	0.25	-0.25	0.25	0.35	0.25	$t_{CK(Avg)}$	36
	DQS input-high pulse width	$t_{DQSH}$	Min = 0.35 Max = N/A						$t_{CK(Avg)}$	
	DQS input-low pulse width	$t_{DQSL}$								
	DQS falling to CK rising: setup time	$t_{DSS}$	Min = 0.2 Max = N/A						$t_{CK(Avg)}$	36
	DQS falling from CK rising: hold time	$t_{DSH}$								
	DQS write preamble	$t_{WPRE}$	0.35	-	0.35	-	0.35	-	$t_{CK(Avg)}$	
	DQS write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK(Avg)}$	7
	WRITE command to first DQS transition	-	Min = $WL + t_{DQSS}$ Min Max = $WL + t_{DQSS}$ Max						$t_{CK(Avg)}$	
Data-Out	DQ output access time from CK or /CK	$t_{AC}$	-450	450	-400	400	-350	350	ps	32
	DQS-DQ skew, DQS to last DQ valid, per group, per access	$t_{DQSQ}$	-	240	-	200	-	175	ps	8
	DQ hold from next DQS strobe	$t_{QHS}$	-	340	-	300	-	250	ps	9
	DQ-DQS hold, DQS to first DQ not valid	$t_{QH}$	Min = $t_{HP} - t_{QHS}$ Max = N/A						ps	8
	CK/CK# to DQ, DQS High-Z	$t_{HZ}$	Min = N/A Max = $t_{AC}$ Max						ps	5,10,3 2
	CK/CK# to DQ Low-Z	$t_{LZ(DQ)}$	Min = $2 \times t_{AC}$ Min Max = $t_{AC}$ Max						ps	5,11,3 2
	Data valid output window	DVW	Min = $t_{QH} - t_{DQSQ}$ Max = N/A						ps	8
Data-In	DQ and DM input setup time	$t_{DS(base)}$	100	-	50	-	0	-	ps	1,12,1 3,15,3 2
	DQ and DM input hold time	$t_{DH(base)}$	175	-	125	-	75	-	ps	1,12,1 4,15,3 2
	DQ and DM input pulse width	$t_{DIPW}$	0.35	-	0.35	-	0.35	-	$t_{CK(Avg)}$	
Command and Address	Input setup time	$t_{IS(base)}$	200	-	175	-	125	-	ps	1,12,3 8,39
	Input hold time	$t_{IH(base)}$	275	-	250	-	200	-	ps	1,12,1 9,39
	Input pulse width	$t_{IPW}$	0.6	-	0.6	-	0.6	-	$t_{CK(Avg)}$	
	Activate to Activate delay same bank	$t_{RC}$	60	-	60	-	58.125	-	ns	20,21
	Activate to Read or Write delay	$t_{RCD}$	15	-	15	-	13.125	-	ns	

## < Timing Parameters by Speed Grade – DDR667/800/1066 (2) >

Speed		DDR2-667		DDR2-800		DDR2-1066		Units	Notes		
		Min	Max	Min	Max	Min	Max				
Parameter		Symbol	Min	Max	Min	Max	Min	Max			
Command and Address	Activate to Precharge delay	<sup>t</sup> RAS	45	70,000	45	70,000	45	70,000	ns	22,23	
	Precharge period	<sup>t</sup> RP	15	-	15	-	13.125	-	ns	24	
	Precharge All period	<sup>t</sup> RPA	<1Gb	15	-	15	-	13.125	-	ns	24
			≥1Gb	18	-	17.5	-	15	-		
	Activate to Activate delay different bank	<sup>t</sup> RRD	x4, x8	7.5	-	7.5	-	7.5	-	ns	25
			x16	10	-	10	-	10	-		
	4-bank activate period (≥1Gb)	<sup>t</sup> FAW	x4, x8	37.5	-	35	-	35	-	ns	
	x16	50	-	45	-	45	-				
	Internal Read to Precharge delay	<sup>t</sup> RTP	7.5	-	7.5	-	7.5	-	ns	22,25	
	/CAS to /CAS delay	<sup>t</sup> CCD	2	-	2	-	2	-	nCK		
	Write recovery time	<sup>t</sup> WR	15	-	15	-	15	-	ns		
Write Auto-precharge recovery + precharge time	<sup>t</sup> DAL	Min = <sup>t</sup> WR Min + <sup>t</sup> RP Min Max = N/A						nCK	26		
Internal Write to Read delay	<sup>t</sup> WTR	7.5	-	7.5	-	7.5	-	ns	25		
Mode register set command cycle time	<sup>t</sup> MRD	2	-	2	-	2	-	nCK			
Refresh	Refresh to Activate or to Refresh interval	<sup>t</sup> RFC	256Mb	75	-	75	-	75	-	ns	27
			512Mb	105	-	105	-	105	-		
			1Gb	127.5	-	127.5	-	127.5	-		
			2Gb	195	-	195	-	195	-		
			4Gb	327.5	-	327.5	-	327.5	-		
	Average periodic refresh (0 °C ≤ T <sub>CASE</sub> ≤ 85°C)	<sup>t</sup> REFI	7.8	-	7.8	-	7.8	-	ns	27	
	Average periodic refresh (85°C < T <sub>CASE</sub> ≤ 95°C)		3.9	-	3.9	-	3.9	-			
Clocks remains ON after CKE asynchronously drops LOW	<sup>t</sup> DELAY	Min = <sup>t</sup> IS + <sup>t</sup> CK(Avg) + <sup>t</sup> IH Max = N/A						ns			
Exit Self Refresh to non-Read command	<sup>t</sup> XSNR	Min = <sup>t</sup> RFC Min + 10 Max = N/A						ns			
Exit Self Refresh to Read command	<sup>t</sup> XSRD	200	-	200	-	200	-	nCK			
Power-Down	Exit active powerdown to Read command	<sup>t</sup> XARD	MR12 = 0	2	-	2	-	2	-	nCK	
			MR12 = 1	7 - AL	-	8 - AL	-	10 - AL	-		
	Exit Precharge power-down and active power-down to any non-Read command	<sup>t</sup> XP	2	-	2	-	3	-	nCK		
CKE Minimum HIGH/LOW pulse width	<sup>t</sup> CKE	3	-	3	-	3	-	nCK	28		
ODT/ OCD	ODT to powerdown entry latency	<sup>t</sup> ANPD	3	-	3	-	4	-	nCK		
	ODT power-down exit latency	<sup>t</sup> AXPD	8	-	8	-	11	-	nCK		
	ODT turn-on delay	<sup>t</sup> AOND	2	2	2	2	2	2	nCK	16	
	ODT turn-off delay	<sup>t</sup> AOFD	2.5	2.5	2.5	2.5	2.5	2.5	nCK	41	
	ODT turn-on	<sup>t</sup> AON	Min = <sup>t</sup> AC Min Max = <sup>t</sup> AC Max + 700				Min = tAC Min Max = tAC Max + 2575		ps	30	
	ODT turn-off	<sup>t</sup> AOF	Min = <sup>t</sup> AC Min Max = <sup>t</sup> AC Max + 600						ps	31,41	
	ODT turn-on (power-down mode)	<sup>t</sup> AONPD	Min = <sup>t</sup> AC Min + 2000 Max = 2000 x <sup>t</sup> CK + <sup>t</sup> AC Max + 1000				Min = <sup>t</sup> AC Min + 2000 Max = 3000 x <sup>t</sup> CK + <sup>t</sup> AC Max + 1000		ps		
	ODT turn-off (power-down mode)	<sup>t</sup> AOFPD	Min = <sup>t</sup> AC Min + 2000 Max = 2500 x <sup>t</sup> CK + <sup>t</sup> AC Max + 1000						ps		
OCD drive mode output delay	<sup>t</sup> OIT	-	12	-	12	-	12	ns			

## < Specific Notes for AC parameters >

1. CK and /CK input slew rate is referenced at 1 V/ns (2 V/ns if measured differentially).
2. The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. In case of clock frequency change during precharge power-down.
3.  $t_{CL}$  Min,  $t_{CH}$  Min refer to the smaller of the actual clock LOW time and the actual clock HIGH time driven to the device. The clock's half period must also be of a Gaussian distribution;  $t_{CH(Avg)}$  and  $t_{CL(Avg)}$  must be met with or without clock jitter and with or without duty cycle jitter.  $t_{CH(Avg)}$  and  $t_{CL(Avg)}$  are the average of any 200 consecutive CK falling edges.  $t_{CH}$  limits may be exceeded if the duty cycle jitter is small enough that the absolute half period limits ( $t_{CH(Abs)}$ ,  $t_{CL(Abs)}$ ) are not violated.
4. This parameter is not referenced to a specific voltage level but is specified when the device output is no longer driving ( $t_{RPST}$ ) or beginning to drive ( $t_{RPRE}$ ).
5.  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving ( $t_{HZ}$ ) or begins driving ( $t_{LZ}$ ).
6.  $t_{LZ}$  Min will prevail over a  $t_{DQSCK}$  Min +  $t_{RPRE}$  Max condition.
7. The intent of the "Don't Care" state after completion of the postamble is that the DQS-driven signal should either be HIGH, LOW, or High-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above  $V_{IH(DC)}$  Min), then it must not transition LOW (below  $V_{IH(DC)}$ ) prior to  $t_{DQSH}$  Min.
8. The data valid window is derived by achieving other specifications:  $t_{HP}$  ( $t_{CK}/2$ ),  $t_{DQSQ}$ , and  $t_{QH}$  ( $t_{QH} = t_{HP} - t_{QHS}$ ). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
9.  $t_{QH} = t_{HP} - t_{QHS}$ , where:  $t_{HP}$  = minimum half clock period for any given cycle and is defined by clock HIGH or clock LOW ( $t_{CH}$ ,  $t_{CL}$ ).
10. This maximum value is derived from the referenced test load.  $t_{HZ}$  Max will prevail over  $t_{DQSCK}$  Max +  $t_{RPST}$  Max condition.
11.  $t_{LZ}$  Min will prevail over a  $t_{DQSCK}$  Min +  $t_{RPRE}$  Max condition.
12. Timings are guaranteed for DQs, DM, and DQS input with a differential slew rate of 2.0V/ns in differential strobe mode and a slew rate of 1V/ns in single ended mode. Refer to the System Derating for other slew rate values.
13. Input waveform timing with differential data strobe enabled  $MR[bit10] = 0$ , is referenced from the input signal crossing at the  $V_{IH(AC)}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL(AC)}$  level to the differential data strobe crosspoint for a falling signal.
14. Input waveform timing with differential data strobe enabled  $MR[bit10] = 0$ , is referenced from the input signal crossing at the  $V_{IH(DC)}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL(DC)}$  level to the differential data strobe crosspoint for a falling signal.
15. If  $t_{DS}$  or  $t_{DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed. Regarding  $V_{IL}/V_{IH}$  overshoot/undershoot, please see AC Overshoot/Undershoot Specification in the page 8.
16. Input waveform timing with single-ended strobe enabled  $MR[bit10] = 1$ , is referenced from the input signal crossing at the  $V_{IH(AC)}$  level to the single-ended data strobe crossing  $V_{IH/L(AC)}$  at the end of its transition for a rising signal, and from the input signal crossing at the  $V_{IL(AC)}$  level to the single-ended data strobe crossing  $V_{IH/L(DC)}$  at the start of its transition for a falling signal.
17. Input waveform timing with single-ended strobe enabled  $MR[bit10] = 1$ , is referenced from the input signal crossing at the  $V_{IH(DC)}$  level to the single-ended data strobe crossing  $V_{IH/L(DC)}$  at the end of its transition for a rising signal, and from the input signal crossing at the  $V_{IL(DC)}$  level to the single-ended data strobe crossing  $V_{IH/L(AC)}$  at the start of its transition for a falling signal.
18. Timings are specified with command/address input slew rate of 1.0 V/ns. See System Derating for other slew rate values.
19. Input waveform timing is referenced from the input signal crossing at the  $V_{IL(DC)}$  level for a rising signal and  $V_{IH(DC)}$  for a falling.

20. This is applicable to READ cycles only. WRITE cycles generally require additional time due to  $t_{WR}$  during Auto-precharge.
21. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.
22. This is a minimum requirement. Minimum read to precharge timing is  $AL(EMR \text{ bit}[5:3]) + BL/2$  providing the  $t_{RTP}$  and  $t_{RAS \text{ Min}}$  have been satisfied.
23. READs and WRITEs with Auto-precharge are allowed to be issued before  $t_{RAS \text{ Min}}$  is satisfied because  $t_{RAS}$  lockout feature is supported in DDR2 SDRAM.
24. When a single-bank Precharge command is issued,  $t_{RP}$  timing applies.  $t_{RPA}$  timing applies when the Precharge (ALL) command is issued, regardless of the number of banks open. For 8-bank devices ( $\geq 1\text{Gb}$ ),  $t_{RPA \text{ Min}} = t_{RP \text{ Min}} + t_{CK(Avg)}$  (the "Timing Table" table lists  $t_{RP \text{ Min}} + t_{CK(Avg) \text{ Min}}$ ).
25. This parameter has a two clock minimum requirement at any  $t_{CK}$ .
26.  $t_{DAL} = (nWR) + (t_{RP}/t_{CK})$ : For each of the terms above, if not already an integer, round to the next highest integer.  $t_{CK}$  refers to the application clock period.  $nWR$  refers to the  $t_{WR}$  parameter stored in the MR9–MR11.

Example: for DDR533 at  $t_{CK} = 3.75\text{ns}$  with  $t_{WR}$  programmed to 4clocks.  $t_{DAL} = 4 + (15\text{ns}/3.75\text{ns})\text{clocks} = 4 + 4\text{clocks} = 8\text{clocks}$ .

27. If refresh timing is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
28.  $t_{CKE \text{ Min}}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .
29. For  $t_{AOFD}$  of DDR2-400/533, the  $1/2$  clock of  $t_{CK}$  in the  $2.5 \times t_{CK(Avg)}$  assumes a  $t_{CH}$ , input clock HIGH pulse width of 0.5 relative to  $t_{CK(Avg)}$ .  $t_{AOF \text{ Min}}$  and  $t_{AOF \text{ Max}}$  should each be derated by the same amount as the actual amount of  $t_{CH}$  offset present at the DRAM input with respect to 0.5.

For example, if an input clock has a worst case  $t_{CH}$  of 0.45, the  $t_{AOF \text{ Min}}$  should be derated by subtracting  $0.05 \times t_{CK(Avg)}$  from it, whereas if an input clock has a worst case  $t_{CH}$  of 0.55, the  $t_{AOF \text{ Max}}$  should be derated by adding  $0.05 \times t_{CK(Avg)}$  to it. Therefore, we have;

$$t_{AOF \text{ Min}} (\text{derated}) = t_{AC \text{ Min}} - [0.5 - \text{Min}(0.5, t_{CH \text{ Min}})] \times t_{CK(Avg)}$$

$$t_{AOF \text{ Max}} (\text{derated}) = t_{AC \text{ Max}} + 0.6 + [\text{Max}(0.5, t_{CH \text{ Max}}) - 0.5] \times t_{CK(Avg)}$$

or

$$t_{AOF \text{ Min}} (\text{derated}) = \text{Min}(t_{AC \text{ Min}}, t_{AC \text{ Min}} - [0.5 - t_{CH \text{ Min}}] \times t_{CK(Avg)})$$

$$t_{AOF \text{ Max}} (\text{derated}) = 0.6 + \text{Max}(t_{AC \text{ Max}}, t_{AC \text{ Max}} + [t_{CH \text{ Max}} - 0.5] \times t_{CK(Avg)})$$

where  $t_{CH \text{ Min}}$  and  $t_{CH \text{ Max}}$  are the minimum and maximum of  $t_{CH}$  actually measured at the DRAM input balls.

30. ODT turn-on time  $t_{AON \text{ Min}}$  is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time  $t_{AON \text{ Max}}$  is when the ODT resistance is fully on. Both are measured from  $t_{AOND}$ .
31. ODT turn-off time  $t_{AOF \text{ Min}}$  is when the device starts to turn off ODT resistance. ODT turn off time  $t_{AOF \text{ Max}}$  is when the bus is in High-Z. Both are measured from  $t_{AOFD}$ .
32. When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{ERR(6\sim 10\text{per})}$  of the input clock.

For example, if the measured jitter into a DDR2-667 has  $t_{ERR(6\sim 10\text{per}) \text{ Min}} = -272\text{ps}$  and  $t_{ERR(6\sim 10\text{per}) \text{ Max}} = +293\text{ps}$ , then  $t_{DQSCK \text{ Min}}(\text{derated}) = t_{DQSCK \text{ Min}} - t_{ERR(6\sim 10\text{per}) \text{ Max}} = 400\text{ps} - 293\text{ps} = -693\text{ps}$  and  $t_{DQSCK \text{ Max}}(\text{derated}) = t_{DQSCK \text{ Max}} - t_{ERR(6\sim 10\text{per}) \text{ Min}} = 400\text{ps} + 272\text{ps} = +672\text{ps}$ .

Similarly,  $t_{LZ(DQ)}$  for DDR2-667 derates to  $t_{LZ(DQ) \text{ Min}}(\text{derated}) = -900\text{ps} - 293\text{ps} = -1193\text{ps}$  and  $t_{LZ(DQ) \text{ Max}}(\text{derated}) = 450\text{ps} + 272\text{ps} = +722\text{ps}$ .

33. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667, DDR2-800, and DDR2-1066 only. The jitter specified is a random jitter meeting a Gaussian distribution.

Parameters	Symbol	DDR2-667		DDR2-800		DDR2-1066		Units
		Min	Max	Min	Max	Min	Max	
Clock period jitter	$t_{\text{JIT(per)}}$	-125	125	-100	100	-90	90	ps
Clock period jitter during DLL locking period	$t_{\text{JIT(per\_lck)}}$	-100	100	-80	80	-80	80	ps
Cycle to cycle clock period jitter	$t_{\text{JIT(cc)}}$	-250	250	-200	200	-180	180	ps
Cycle to cycle clock period jitter during DLL locking period	$t_{\text{JIT(cc\_lck)}}$	-200	200	-160	160	-160	160	ps
Cumulative error across 2 cycles	$t_{\text{ERR(2per)}}$	-175	175	-150	150	-132	132	ps
Cumulative error across 3 cycles	$t_{\text{ERR(3per)}}$	-225	225	-175	175	-157	157	ps
Cumulative error across 4 cycles	$t_{\text{ERR(4per)}}$	-250	250	-200	200	-175	175	ps
Cumulative error across 5 cycles	$t_{\text{ERR(5per)}}$	-250	250	-200	200	-188	188	ps
Cumulative error across n cycles, n=6...10	$t_{\text{ERR(6~10per)}}$	-350	350	-300	300	-250	250	ps
Cumulative error across n cycles, n=11...50	$t_{\text{ERR(11~50per)}}$	-450	450	-450	450	-425	425	ps
Duty cycle jitter	$t_{\text{JIT(duty)}}$	-125	125	-100	100	-75	75	ps

34. When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT(per)}}$  of the input clock.

For example, if the measured jitter into a DDR2-667 has  $t_{\text{JIT(per)}}$  Min = -72ps and  $t_{\text{JIT(per)}}$  Max = +93ps, then  $t_{\text{RPRE Min(derated)}} = t_{\text{RPRE Min}} + t_{\text{JIT(per) Min}} = 0.9 \times t_{\text{CK(Avg)}} - 72\text{ps} = +2178\text{ps}$  and  $t_{\text{RPRE Max(derated)}} = t_{\text{RPRE Max}} + t_{\text{JIT(per) Max}} = 1.1 \times t_{\text{CK(Avg)}} + 93\text{ps} = +2843\text{ps}$ .

35. When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT(duty)}}$  of the input clock.

For example, if the measured jitter into a DDR2-667 has  $t_{\text{JIT(duty)}}$  Min = -72ps and  $t_{\text{JIT(duty)}}$  Max = +93ps, then  $t_{\text{RPST Min(derated)}} = t_{\text{RPST Min}} + t_{\text{JIT(duty) Min}} = 0.4 \times t_{\text{CK(Avg)}} - 72\text{ps} = +928\text{ps}$  and  $t_{\text{RPST Max(derated)}} = t_{\text{RPST Max}} + t_{\text{JIT(duty) Max}} = 0.6 \times t_{\text{CK(Avg)}} + 93\text{ps} = +1592\text{ps}$ .

36. These parameters are measured from a data strobe signal crossing to its respective clock signal crossing. The spec values are not affected by the amount of clock jitter applied as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

37. These parameters are measured from a data signal transition edge to its respective data strobe signal crossing.

38. Input waveform timing is referenced from the input signal crossing at the  $V_{\text{IH(AC)}}$  level for a rising signal and  $V_{\text{IL(AC)}}$  for a falling.

39. These parameters are measured from a command/address signal transition edge to its respective clock signal crossing. The spec values are not affected by the amount of clock jitter applied, as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.

40. When the device is operated with input clock jitter, this parameter needs to be derated by  $\{-t_{\text{JIT(duty) Max}} - t_{\text{ERR(6~10per) Max}}\}$  and  $\{-t_{\text{JIT(duty) Min}} - t_{\text{ERR(6~10per) Min}}\}$  of the actual input clock.

For example, if the measured jitter into a DDR2-667 has  $t_{\text{ERR(6~10per)}}$  Min = -272ps,  $t_{\text{ERR(6~10per)}}$  Max = +293ps,  $t_{\text{JIT(duty)}}$  Min = -106ps and  $t_{\text{JIT(duty)}}$  Max = +94ps, then  $t_{\text{AOF Min(derated)}} = t_{\text{AOF Min}} + \{-t_{\text{JIT(duty) Max}} - t_{\text{ERR(6~10per) Max}}\} = -450\text{ps} + \{-94\text{ps} - 293\text{ps}\} = -837\text{ps}$  and  $t_{\text{AOF Max(derated)}} = t_{\text{AOF Max}} + \{-t_{\text{JIT(duty) Min}} - t_{\text{ERR(6~10per) Min}}\} = 1050\text{ps} + \{106\text{ps} + 272\text{ps}\} = +1428\text{ps}$ .

---

41. For  $t_{AOFD}$  of DDR2-667/800/1066, the  $1/2$  clock of  $t_{CK}$  in the  $2.5 \times t_{CK(Avg)}$  assumes a  $t_{CH(Avg)}$ , input clock HIGH pulse width of 0.5 relative to  $t_{CK(Avg)}$ .  $t_{AOF Min}$  and  $t_{AOF Max}$  should each be derated by the same amount as the actual amount of  $t_{CH(Avg)}$  offset present at the DRAM input with respect to 0.5.

For example, if an input clock has a worst case  $t_{CH(Avg)}$  of 0.48, the  $t_{AOF Min}$  should be derated by subtracting  $0.02 \times t_{CK(Avg)}$  from it, whereas if an input clock has a worst case  $t_{CH(Avg)}$  of 0.52, the  $t_{AOF Max}$  should be derated by adding  $0.02 \times t_{CK}$  to it. Therefore, we have;

$$t_{AOF Min (derated)} = t_{AC Min} - [0.5 - \text{Min}(0.5, t_{CH(Avg) Min})] \times t_{CK(Avg)}$$

$$t_{AOF Max (derated)} = t_{AC Max} + 0.6 + [\text{Max}(0.5, t_{CH(Avg) Max}) - 0.5] \times t_{CK(Avg)}$$

or

$$t_{AOF Min (derated)} = \text{Min}(t_{AC Min}, t_{AC Min} - [0.5 - t_{CH(Avg) Min}] \times t_{CK(Avg)})$$

$$t_{AOF Max (derated)} = 0.6 + \text{Max}(t_{AC Max}, t_{AC Max} + [t_{CH(Avg) Max} - 0.5] \times t_{CK(Avg)})$$

where  $t_{CH(Avg) Min}$  and  $t_{CH(Avg) Max}$  are the minimum and maximum of  $t_{CH(Avg)}$  actually measured at the DRAM input balls.

Note that these deratings are in addition to the  $t_{AOF}$  derating per input clock jitter. However  $t_{AC}$  values used in the equations shown above are from the timing parameter table and are not derated. Thus the final derated values for  $t_{AOF}$  are;

$$t_{AOF Min(derated \_ final)} = t_{AOF Min(derated)} + \{-t_{JIT(duty) Max} - t_{ERR(6\sim 10per) Max}\}$$

$$t_{AOF Max(derated \_ final)} = t_{AOF Max(derated)} + \{-t_{JIT(duty) Min} - t_{ERR(6\sim 10per) Min}\}$$